What is propagation delay in CMOS VLSI circuits?

Warning: Trying to access array offset on false in /home3/indiakep/public_html/wp-content/plugins/dw-question-answer/inc/Template.php on line 8

All Questions › Category: VLSI CMOS › What is propagation delay in CMOS VLSI circuits?

0 Vote Up Vote Down

Chetan Shidling asked 6 years ago

I need short information.

1 Answers

0 Vote Up Vote Down

chetan shidling answered 6 years ago

Propagation Delay (tpLH, tpHL) is the delay measured from the time the input is at 50% of its full swing value to the time the output reaches its 50% value.
Propagation delay = 50% of time (output) / 50% of time (input)