Difference between dynamic and static logic design?


Warning: Trying to access array offset on false in /home3/indiakep/public_html/wp-content/plugins/dw-question-answer/inc/Template.php on line 8
All Questions › Category: VLSI CMOS › Difference between dynamic and static logic design?
0 Vote Up Vote Down
cs asked 6 years ago

I need short information.

1 Answers
0 Vote Up Vote Down
cs answered 6 years ago
  1. In the static logic circuits, the output is valid so long as the inputs are well defined.
  2. A dynamic logic circuit, on the other hand, gives a result at the output that is only valid for a short period of time.
  3. If the result is not used immediately, the voltage may change in time and give an incorrect output value.