All Questions

All Questions › Category: VLSI CMOS

Filter:All Open Resolved Closed Unanswered
Difference between Analog chip design and digital chip design
OpenCS Electrical And Electronics asked 6 months ago • VLSI CMOS
208 views0 answers0 votes
Top 5 programming languages that are useful in Semiconductor industry
OpenCS Electrical And Electronics asked 7 months ago • VLSI CMOS
119 views0 answers0 votes
Top chips manufacturing companies in USA in 2022?
OpenAnonymous asked 2 years ago • VLSI CMOS
203 views0 answers0 votes
Which is the software used in VLSI?
OpenJayesh Bornare asked 2 years ago • VLSI CMOS
225 views0 answers0 votes
Medium scale integration has _____
OpenJayesh Bornare asked 2 years ago • VLSI CMOS
251 views0 answers1 votes
VLSI technology uses ________ to form integrated circuit
OpenJayesh Bornare asked 2 years ago • VLSI CMOS
360 views0 answers-1 votes
+27670546626call/whatsapp@@!poverty Or Financial Solutions Through Bussiness Boosting And Customer Attractionsin Sharjah. Al Ain. Ajman. Ras Al Khaimah. Fujairah. Umm Al Quwain
OpenAfrican powerful 7 Spell caster coven love spells asked 2 years ago • VLSI CMOS
186 views0 answers0 votes
Which of the following will not specify the behavioral representation of a digital design?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
772 views1 answers-1 votes
Doubt on DFT course
OpenSanath Reddy asked 3 years ago • VLSI CMOS
318 views0 answers0 votes
How much time it will take to become a VLSI Engineer?
OpenChetan asked 3 years ago • VLSI CMOS
227 views0 answers0 votes
what is twin-tub process in CMOS VLSI?
Openchetan shidling asked 4 years ago • VLSI CMOS
738 views0 answers0 votes
What is p-well process in CMOS VLSI?
Openchetan shidling asked 4 years ago • VLSI CMOS
729 views0 answers0 votes
What is n-well process in CMOS VLSI?
Openchetan shidling asked 4 years ago • VLSI CMOS
275 views0 answers0 votes
What is polysilicon in CMOS VLSI?
Openchetan shidling asked 4 years ago • VLSI CMOS
340 views0 answers0 votes
What is diffusion in CMOS VLSI?
Openchetan shidling asked 4 years ago • VLSI CMOS
213 views0 answers0 votes
What is RC model in CMOS?
Openchetan shidling asked 4 years ago • VLSI CMOS
848 views0 answers0 votes
What is full form of NML in CMOS VLSI?
Openchetan shidling asked 4 years ago • VLSI CMOS
235 views0 answers0 votes
Explain the working of clocked CMOS logic circuit?
Openchetan shidling asked 4 years ago • VLSI CMOS
495 views0 answers0 votes
Compare static CMOS logic and Pseudo NMOS logic with an example?
Openchetan shidling asked 4 years ago • VLSI CMOS
296 views0 answers0 votes
Draw the Stick-diagram for the Boolean functions?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
330 views0 answers-1 votes
Draw the stick-diagram for the Boolean expression?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
369 views0 answers0 votes
What is RC model in CMOS VLSI circuits?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
265 views0 answers0 votes
What is Gate delays in VLSI CMOS circuits?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
239 views0 answers0 votes
Explain the characteristics of
OpenChetan Shidling asked 4 years ago • VLSI CMOS
247 views0 answers0 votes
Realize equations for Full adder, and draw the gate level representation and stick diagram using CMOS logic?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
273 views0 answers0 votes
State the objectives which are addressed using Euler’s path to draw stick-diagrams?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
219 views0 answers0 votes
Draw the stick-diagram for the following Boolean expression using Euler’s path?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
371 views0 answers0 votes
Draw the stick diagram of 4:1 MUX ?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
1064 views0 answers1 votes
Draw the stick-diagram of 2-input NAND gate and 2:1 MUX ?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
1012 views0 answers0 votes
What is precharge state in CMOS Dynamic logic?
Opencs asked 4 years ago • VLSI CMOS
300 views0 answers0 votes
What is evaluate state in CMOS Dynamic logic?
Opencs asked 4 years ago • VLSI CMOS
272 views0 answers0 votes
What type of MOS is preferable for PUN?
Opencs asked 4 years ago • VLSI CMOS
295 views0 answers0 votes
What type of MOS is preferable for PDN?
Opencs asked 4 years ago • VLSI CMOS
276 views0 answers0 votes
What is Complementary Logic design?
Opencs asked 4 years ago • VLSI CMOS
286 views0 answers0 votes
The chemical used for shielding the active areas to achieve selective oxide growth?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
323 views0 answers0 votes
Positive photo resists are used more than negative photo resists because?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
306 views0 answers0 votes
Shallow trench isolation process is used to prevent___?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
325 views0 answers0 votes
Which one of the following is not the advantage of ion-implantation over diffusion doping?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
243 views0 answers1 votes
Typical diameter of wafer used in today's process is?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
401 views0 answers0 votes
Photoresist is used for?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
232 views0 answers0 votes
nMOS passes ______ ‘0’ & pMOS passes _____’1′?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
269 views0 answers0 votes
The n-type dopants used in CMOS fabrication are?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
578 views0 answers0 votes
UV Lithography is used for?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
356 views0 answers0 votes
Self-Aligned silicide process is used to ____ and ____?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
232 views0 answers0 votes
Semiconductors are sensitive to?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
351 views0 answers0 votes
What is the primary motivation for replacing planar MOSFETs with FinFETs?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
1985 views0 answers4 votes
The effect of the trench edge has given rise to__?
OpenChetan Shidling asked 4 years ago • VLSI CMOS
270 views0 answers0 votes
Annealing in VLSI fabrication means?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
297 views0 answers0 votes
For VLSI fabrication silicon is preferred compared to Germanium for the following reason?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
248 views0 answers0 votes
What is stick diagram in CMOS?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
561 views0 answers0 votes
With increasing temperature the channel current of a MOSFET?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
204 views0 answers0 votes
The best device for use as a switch is?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
281 views0 answers0 votes
What effect does increasing VGS have on the depth of inversion layer?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
223 views0 answers0 votes
At onset of Saturation, what is the voltage between gate and drain end of the channel?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
229 views0 answers0 votes
In a n-channel MOSFET device in saturation, the depth of inversion layer is greater at?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
494 views0 answers-1 votes
Which of the following devices has the highest input impedance?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
377 views0 answers0 votes
A MOSFET can be operated with?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
463 views0 answers0 votes
For an n-channel enhancement mode MOSFET, the drain current?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
238 views0 answers0 votes
For a MOSFET, the gate current is?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
269 views0 answers0 votes
How are zener diodes placed between supply rails internally in MOSFET circuits at the I/O pads for protection against electrostatic discharge?
OpenCS Electrical And Electronics asked 4 years ago • VLSI CMOS
203 views0 answers0 votes
12 Next »

Share Now