What are the limitation of Dynamic CMOS logic?


Warning: Trying to access array offset on false in /home3/indiakep/public_html/wp-content/plugins/dw-question-answer/inc/Template.php on line 8
All Questions › Category: VLSI CMOS › What are the limitation of Dynamic CMOS logic?
0 Vote Up Vote Down
chetan shidling asked 6 years ago

I need short information.

1 Answers
0 Vote Up Vote Down
chetan shidling answered 6 years ago

The limitations of dynamic CMOS logic are:

  1. It requires a clock for the correct working of the circuit.
  2. To obtain the faster switching speed the load capacitance value should be low.
  3. The output in dynamic cmos logic is valid for a short amount of time after the result is produced.