What is static logic design?

Warning: Trying to access array offset on false in /home3/indiakep/public_html/wp-content/plugins/dw-question-answer/inc/Template.php on line 8

All Questions › Category: VLSI CMOS › What is static logic design?

0 Vote Up Vote Down

cs asked 6 years ago

I need short information.

1 Answers

0 Vote Up Vote Down

cs answered 6 years ago

At every point of time, each gate output is either connected to VDD or VSS via a low resistance path.